Description: 48LC2M32B2 is a low-power, high-performance, double-data-rate (DDR) synchronous dynamic random access memory (SDRAM) device.Features: 2.5V VDD and VDDQ operation Clock frequency up to 200MHz Programmable burst lengths of 4, 8, and 16 Programmable CAS latency of 2, 3, and 4 Programmable write latency of 2, 3, and 4 Programmable auto precharge Programmable auto refresh Programmable on-die termination Programmable output driver strength Programmable output driver slew rate Programmable write recovery time Programmable read latency Programmable write latency Programmable write to read turnaround Programmable read to write turnaround Programmable refresh rate Programmable auto precharge Programmable auto refresh Programmable output driver strength Programmable output driver slew rate Programmable write recovery time Programmable read latency Programmable write latency Programmable write to read turnaround Programmable read to write turnaround Programmable refresh rateApplications: Networking and communication systems Graphics and video systems High-performance computing systems Embedded systems Industrial automation systems Automotive systems(For reference only)
https://www.utsource.net/itm/p/96384.html